Part Number Hot Search : 
01104 90816 00031 8TRPB TB655 EM22712A WRB2405 HT72B30
Product Description
Full Text Search
 

To Download JBT6N81S Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  JBT6N81S(pi,zr) 2002-07-29 1 toshiba cmos integrated circuits silicon monolithic JBT6N81S(pi,zr) single-chip system lsi for rfid card the JBT6N81S is a system lsi for radio frequency identification (rfid) wireless cards. the JBT6N81S incorporates an analog circuit, a data processing circuit and data memory in a single chip. features  owing to dedicated analog and digital circuits, certain characteristics comply with iso14443, type-b.  receive carrier frequency: 13.56 mhz  communication method: low-amplitude modulation (at reception)/load modulation (bpsk) (at transmission)  incorporating a high-efficient power generator using electromagnetic induction (incorporating high-efficiency rectifier diode)  enables to operate in a high magnetic field: new shunt regulator, high-withstand voltage diode (reverse withstand voltage: 25 v or more)  employing high-speed multiread algorithm for communicating with approximately 75 tags/s (note): new card id assignment system which uses card id to identify a tag note: calculated value. the number of tags that can be read simultaneously changes slightly according to a reader/writer and selected conditions such as time slot numbers.  programmable security: data management using key verification method  auto-acknowledgement and auto-creation of crc  high-reliability eeprom: 256-byte eeprom (16 bytes/page) maximum write time: 2.5 ms overwrite: 100,000 times data retention: 10 years  commands for varying operating mode (modulation subcarrier frequency, coding method)  supply format: chip (chip size: 2.0 mm 2.4 mm, thickness: 175 m, bump height: 22 m) which can be mounted using either a solder-bump technique or a bonding technique preliminary
JBT6N81S(pi,zr) 2002-07-29 2 system block diagram series regulator shunt regulator transmission circuit reception circuit carrier extraction circuit bandgap reference voltage supply voltage detector data processing, security and multiread processing modu- lator demodu- lator a nt0 a nt1 gnd eeprom (2048 bits) v pp v dd v dd
JBT6N81S(pi,zr) 2002-07-29 3 pad allocation pad coordinates pad no. pad name x-coordinate (  m) y-coordinate (  m) 1 dummy (bump)  794  898 2 v pp  749  1075 3 gnd 643  1011 4 gnd (bump) 794  996 5 v dd 809 575 6 ant1 (bump) 794 996 7 ant1 643 1011 8 ant0  643 1011 9 ant0 (bump)  794 996 note: values for x-and y-coordinates are pad center values. 9 8 5 2 0 y x 2.0 mm 2.40 mm 1 4 7 6 3
JBT6N81S(pi,zr) 2002-07-29 4 bump dimensions gold bump width 100  m  15  m gold bump size refer to the figure below. gold bump height 22  m  4  m gold bump dent 2  m (max) height variations in gold bumps of a chip  3  m  gold bump size note: the passivation layer is coated with the polyimide layer. pin functions pin no. symbol function 8 ant0 antenna pin 0, i/o pin for modulated signal 7 ant1 antenna pin 1, system clock input 5 v dd rectified power supply output, voltage controlled by a regulator 3 gnd lsi voltage reference 2 v pp  vpp monitor pin (do not connect to anything.) passivation layer mounting pad test pad al 100  m  15  m (final dimension) 22  m  4  m au
JBT6N81S(pi,zr) 2002-07-29 5 lsi external specifications parameter specifications power supply batteryless, external power supply system using electromagnetic induction coupling type electromagnetic induction power transmission frequency 13.56 mhz  6.78 khz (note 1: an antenna is connected externally.) communications method low-amplitude modulation (at reception)/load modulation (bpsk) (at transmission) transfer speed 105.9375 kb/s, 211.875 kb/s transfer method asynchronous (start bit: 1 bit, stop bit: 1 bit, data: 8 bits, lsb first) memory capacity 2 kbit eeprom (256 bits for security area) overwrite 100,000 or more (data retention: 10 years) write time approximately 2 ms/16 bytes (page write: max) control circuit  key verification and access authorization control by hardware  incorporating two access keys (1-byte security status  7-byte key)  2  access authorization for the access keys, selectable between read-only and read/write in units of 64 bytes (programmable security)  block reading and writing in units of 16 bytes according to access key and physical address multiread approximately 75 tags/s (note) operating temperature  20c to 85c note: calculated value. the number of tags that can be read simultaneously changes slightly according to a reader/writer and selected conditions such as time slot numbers.
JBT6N81S(pi,zr) 2002-07-29 6 functions and specifications of the core block the JBT6N81S is comprised of the following three blocks: an rf analog block for power generation, carrier extraction and regulation; a digital block for data modulation, demodulation and data processing; and eeprom block for data storage. 1. analog block (1) rectifier circuit receives radio wave via the (external) antenna circuit and generates dc power for operating internal circuits with half-wave rectification. (2) shunt regulator maintains the level of the voltage generated by the rectifier circuit at a fixed voltage level, 2.6 v (typ.). the digital circuits and eeprom operate using the voltage supplied by the shunt regulator. the shunt regulator also protects internal circuits from the effect of a high magnetic field. (3) carrier extraction circuit transforms the received carrier, which was modulated using ask, into a square wave. then applies the wave to the logic circuits for demodulation. (4) transmission circuit modulates a signal, which was modulated by the logic circuits, onto data wave on which 13.56-mhz carrier is superimposed using psk and transmits the data to a reader/writer (r/w) using load modulation. (5) supply voltage detector supports three types of voltage detectors for initializing the system and enabling/disabling eeprom writing. as a result, operation is always stable. 2. digital block (1) demodulator converts the square wave transformed by the carrier extraction circuit of the analog block into binary data. (2) modulator modulates the binary data, which is a response to a command from the r/w, onto 847-khz subcarrier using psk. (3) data processing processes data according to the commands received. processes include crc check, eeprom write and read, and reset of the entire lsi. (4) security logic two keys can be set simultaneously using the security area allocated to the eeprom. using the keys, write/read, read or no access can be set in units of 64-byte blocks (obtained by dividing eeprom memory area by four). (for example, with key a, read/write for a particular block can be set and other blocks can be only read, while with key b, read/write for any blocks can be set.) (5) status response response to a command from the reader/writer consists of the status, the cid (card id), data and the crc. the status indicates, the internal status of the lsi to the r/w. if the lsi status is normal, status data 00h is prefixed with the cid (card id), the data and the crc. if the lsi status is abnormal, no data is added and only the status indicating the abnormality, the cid (card id) and the crc are sent. the bit corresponding to each abnormality condition which has occurred is set to 1 in the status field. (6) multiread function the multiread function is used for reading multiple rfids in the communications area using the same reader/writer (r/w). an rfid (lsi) generates a random number internally according to the multiread command transmitted by the r/w. the rfid sends a response at a timing determined by the corresponding time slot. thus, responses from the various rfids will not collide with each other, enabling data to be received properly by the r/w. note: depending on the conditions (for example, a r/w to be used), the ability to read all the data may vary. in some cases, some data may be left unread (since it cannot be undetected). toshiba recommends the use of a detection function other than the multi-read function.
JBT6N81S(pi,zr) 2002-07-29 7 electrical characteristics 1. ratings parameter symbol operating rating unit input current (among ant1  gnd  ant2) i ant dc20 ma operating temperature range t opr  20 to 85 c storage temperature range t stg  50 to 150  c note 1: unless otherwise specified, the specifications are within the above operating temperature range. note 2: the storage temperature rating above does not guarantee the eeprom data retention. 2. dc characteristics parameter symbol test condition min typ. max unit minimum operating voltage 1 v ddmin minimum operating voltage excluding memory write (voltage monitor pin is v dd .) 2.0 2.2 v minimum operating voltage 2 v ddeew minimum operating voltage including memory write (voltage monitor pin is v dd .)  2.6 2.9 v operating current dissipation 1 i ddopr current dissipation for operations excluding memory write (v dd
2.3 v)  100 200  a operating current dissipation 2 i ddopr current dissipation for all operations including memory write (v dd
2.8 v)  150 350  a 3. operating characteristics parameter symbol test condition min typ. max unit receive carrier frequency fcrr carrier frequency at which the lsi can operate 13.56 mhz reply carrier frequency fpsk subcarrier frequency: 847 khz 13.56 mhz 105.9375 transfer rate  transfer speed (either 105.9375 kb/s or 211.875 kb/s can be set using data rate setting command. data is sent/received at the same transfer rate.) 211.875 kb/s transfer speed: 105.9375 kb/s 128 carrier period per bit (at transmission/reception)  transfer speed: 211.875 kb/s 64 period eeprom write time tpw  2.5 ms eeprom overwrite ted  10 5 times eeprom data retention period pre ambient temperature:  20c to  85c 10 y
JBT6N81S(pi,zr) 2002-07-29 8 memory map note 1: atq is an abbreviation for answer to request. the lsi sends back the atq data after receiving a reset command or self-reset. note 2: uid is an abbreviation for unique id which indicates the last 8 bytes of atq data. note 3: ss2 for key 2 and ss3 for key 3 on page 01h are used for security status respectively. based on the security status, read/write access permission in memory area can be set in units of 64 bytes (enclosed by heavy line). note 4: data is read or written in units of 16 bytes. the advantage of using this lsi is that it can be supplied as a single lsi for rfid allowing the user to configure peripherals (e.g. antennae, and reader/writers) so as to develop the desired system. however, because the peripheral environment may be highly user-specific, incompatibilities between the lsi and the user-configured environment (communications failures) may occur. please carry out sufficient research before using this lsi. page no. 00h 02h any data atq data (last 8 bytes) uid 04h any data 06h any data 08h any data 0ah any data 0ch any data 0eh any data 01h ss2 03h any data 05h any data 07h any data 09h any data 0bh any data 0dh any data 0fh any data key2 ss3 key3 8 bytes 8 bytes 8 bytes 8 bytes 16 bytes 16 bytes
JBT6N81S(pi,zr) 2002-07-29 9  toshiba is continually working to improve the quality and reliability of its products. nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. it is the responsibility of the buyer, when utilizing toshiba products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such toshiba products could cause loss of human life, bodily injury or damage to property. in developing your designs, please ensure that toshiba products are used within specified operating ranges as set forth in the most recent toshiba products specifications. also, please keep in mind the precautions and conditions set forth in the ?handling guide for semiconductor devices,? or ?toshiba semiconductor reliability handbook? etc..  the toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). these toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury (?unintended usage?). unintended usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. unintended usage of toshiba products listed in this document shall be made at the customer?s own risk.  the products described in this document are subject to the foreign exchange and foreign trade laws.  the products described in this document contain components made in the united states and subject to export control of the u.s. authorities. diversion contrary to the u.s. law is prohibited.  the information contained herein is presented only as a guide for the applications of our products. no responsibility is assumed by toshiba corporation for any infringements of intellectual property or other rights of the third parties which may result from its use. no license is granted by implication or otherwise under any intellectual property or other rights of toshiba corporation or others.  the information contained herein is subject to change without notice. 000707ed a restrictions on product use


▲Up To Search▲   

 
Price & Availability of JBT6N81S

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X